Startsida
Hjälp
Sök i LIBRIS databas

     

 

Sökning: onr:17089758 > Wafer-Level Chip-Sc...

Wafer-Level Chip-Scale Packaging [Elektronisk resurs] Analog and Power Semiconductor Applications / by Shichun Qu, Yong Liu.

Qu, Shichun. (författare)
Liu, Yong. (författare)
SpringerLink (Online service) 
ISBN 9781493915569
Publicerad: New York, NY : Springer New York : 2015
Engelska XVII, 322 p. 314 illus., 256 illus. in color.
  • E-bok
Innehållsförteckning Sammanfattning Ämnesord
Stäng  
  • Chapter 1. Demand and Challenges for Wafer Level Analog and Power Packaging -- Chapter 2. Fan-In Analog Wafer Level Chip Scale Package -- Chapter 3. Fan-Out Analog Wafer Level Chip Scale Package -- Chapter 4. Wafer Level Analog Chip Scale Package Stackable Design -- Chapter 5. Wafer Level Discrete Power MOSFET Package Design -- Chapter 6. Wafer Level Packaging TSV/Stack die for Integration of Analog and Power Solution -- Chapter 7. Thermal Management, Design, Analysis for WLCSP -- Chapter 8. Electrical and Multi-Physics Simulations for Analog and Power WLCSP -- Chapter 9. WLCSP Typical Assembly Process -- Chapter 10. WLCSP Typical Reliability and Test.
  • This book presents a state-of-art and in-depth overview in analog and power WLCSP design, material characterization, reliability, and modeling. Recent advances in analog and power electronic WLCSP packaging are presented based on the development of analog technology and power device integration. The book covers in detail how advances in semiconductor content, analog and power advanced WLCSP design, assembly, materials, and reliability have co-enabled significant advances in fan-in and fan-out with redistributed layer (RDL) of analog and power device capability during recent years. Along with new analog and power WLCSP development, the role of modeling is a key to assure successful package design. An overview of the analog and power WLCSP modeling and typical thermal, electrical, and stress modeling methodologies is also provided. This book also: ·         Covers the development of wafer-level power discrete packaging with regular wafer-level design concepts and directly bumping technology ·         Introduces the development of the analog and power SIP/3D/TSV/stack die packaging technology ·         Presents the wafer-level analog IC packaging design through fan-in and fan-out with RDLs 

Ämnesord

Engineering.  (LCSH)
Electronics.  (LCSH)
Systems engineering.  (LCSH)
Engineering. 
Electronics and Microelectronics, Instrumentation. 
Circuits and Systems. 
Engineering Thermodynamics, Heat and Mass Transfer. 

Klassifikation

TK7800-8360 (LCC)
TK7874-7874.9 (LCC)
TEC008000 (ämneskategori)
TEC008070 (ämneskategori)
621.381 (DDC)
Pci (kssb/8 (machine generated))
Inställningar Hjälp

Titeln finns på 9 bibliotek. 

Bibliotek i norra Sverige (1)

Ange som favorit

Bibliotek i Mellansverige (2)

Ange som favorit

Bibliotek i Stockholmsregionen (2)

Ange som favorit

Bibliotek i östra Sverige (1)

Ange som favorit

Bibliotek i västra Sverige (2)

Ange som favorit

Bibliotek i södra Sverige (1)

Ange som favorit
Om LIBRIS
Sekretess
Hjälp
Fel i posten?
Kontakt
Teknik och format
Sök utifrån
Sökrutor
Plug-ins
Bookmarklet
Anpassa
Textstorlek
Kontrast
Vyer
LIBRIS söktjänster
SwePub
Uppsök

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

Copyright © LIBRIS - Nationella bibliotekssystem

 
pil uppåt Stäng

Kopiera och spara länken för att återkomma till aktuell vy